ENG
ESP
GAL
Home
CiTIUS
Presentation
Science & Society
Our spaces
Organization
Transparency
Contact
Team
Researchers
Technicians
Management
Alumni
Directory
Research
Research Areas
Projects
Publications
Theses
Datasets
Transfer
Software
Technology
Spin-offs
Talent
Join us
Live CiTIUS
HRS4R
Equality
Training Program
Master & Doctor's Degrees
Training Commission
News
News
In the Media
Job Offers
Events
Next Events
Inside the Lab
Conferences
Congress
Video
Home
CiTIUS
Presentation
Science & Society
Our spaces
Organization
Transparency
Contact
Team
Researchers
Technicians
Management
Alumni
Directory
Research
Research Areas
Projects
Publications
Theses
Datasets
Transfer
Software
Technology
Spin-offs
Talent
Join us
Live CiTIUS
HRS4R
Equality
Training Program
Master & Doctor's Degrees
Training Commission
News
News
In the Media
Job Offers
Events
Next Events
Inside the Lab
Conferences
Congress
Video
ENG
ESP
GAL
Research
Publications
Article
Article
305
Author/s
N. Seoane, M. Aldegunde, D. Nagy, M. A. Elmessary, G. Indalecio, A. J. Garcia-Loureiro and K. Kalna
DOI
10.1088/0268-1242/31/7/075005
Source
Semiconductor Science and Technology, 2016 - Q1
Research Areas
High performance computing
Language technologies
Simulation study of scaled In0.53Ga0.47As and Si FinFETs for sub-16 nm technology nodes
